Evaluating trace cache energy efficiency

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Cache designs for energy efficiency

Cuches usually consume a significant amount of energy in modern microprocessors (e.g. superpipelined or superscalar processors). In this paper; we examine contemporary cuche design techniques and provide an analytical model for estimating cache energy consumption. We also present several novel techniques for designing an energy efjiciency cache, which include block buffering, cache subbanking, ...

متن کامل

Dynamic cache reconfiguration based techniques for improving cache energy efficiency

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xii CHAPTER

متن کامل

A Reconfigurable Cache for Energy Efficiency

On-chip caches often consume a significant fraction of the total processor energy budget. Allowing adaptation to the running workload can significantly lower their energy consumption. In this paper, we present a novel Set and way Management cache Architecture for efficient Run-Time reconfiguration (Smart cache), a cache architecture that allows reconfiguration in both its size and associativity...

متن کامل

Improving Cache Energy Efficiency for Green Computing

Green computing refers to the study and practice of designing, operating and disposing computing systems effectively in a manner which creates minimal or no impact on the environment. With increasing use of computing systems, their total energy consumption has also increased and it has been estimated that the carbon emission of ICT (information and communication technology) will triple from 200...

متن کامل

Trace Cache Performance

Instruction fetch mechanism is a performance bottleneck of a Superscalar Processor. Fetch performance can be improved with the aid of an instruction memory known as a Trace Cache. This paper presents analytical expressions, which describe instruction fetch performance of a Trace Cache microarchitecture. The instruction fetch rates predicted by the expressions differ by seven percent from the si...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: ACM Transactions on Architecture and Code Optimization

سال: 2006

ISSN: 1544-3566,1544-3973

DOI: 10.1145/1187976.1187980